Abeera D. Roy and Chandrahasan Umayal* Pages 531 - 545 ( 15 )
Background: In Multilevel Inverters (MLI) as the number of level increases, there is a proportionate increase in the count of the semiconductor devices that are employed.Methods: This paper deals with an asymmetrical cascaded H-bridge inverter topology with half bridge cells to produce seven level output voltage waveform. Nearest Level Control (NLM) technique is used to produce the switching pulses. The operating principle of the proposed MLI and its performance abilities is verified through MATLAB/Simulink and a prototype is developed to provide the experimental results. Results: Total Harmonic Distortion (THD) is computed for proposed MLI for different types of loads in simulation environment as well as in the developed hardware prototype. Comparison between the proposed MLI and recent topologies demonstrates the advantageous features. Conclusion: The simulation and hardware results confirm the suitability of the proposed seven level MLI as the total component count, and the requirement of DC sources reduces considerably.
Cascaded H-bridge, THD, NLM, asymmetrical, half bridge, conduction losses.
School of Electrical and Electronics Engineering, Vellore Institute of Technology, Chennai, School of Electrical and Electronics Engineering, Vellore Institute of Technology, Chennai